Alan's PKB

Tag: why

6 items with this tag.

  • Apr 14, 2026

    Systolic Arrays

    • ai-hardware
    • chip-design
    • tensor-cores
    • historical
    • how
    • tiling
    • why
    • the
    • connection
    • interesting
  • Apr 11, 2026

    InferBench

    • inference
    • benchmarking
    • asic
    • architecture
    • research
    • why
    • workload
    • LLM
    • diffusion
    • MoE
    • vision
    • systolic
    • SIMT
    • In-Memory
    • dataflow
    • reconfigurable
    • worked
    • NVIDIA
    • groq
    • google
    • comparison
    • key
    • proposed
    • useful
    • cost
    • energy
    • flexibility
    • validation
    • calibration
    • publication
  • Apr 11, 2026

    SpectralQuant KV Cache

    • kv-cache
    • quantization
    • inference
    • attention
    • compression
    • spectral-methods
    • transformer-internals
    • research
    • executive
    • 1
    • 2
    • participation
    • the
    • what
    • 3
    • 4
    • task
    • statistical
    • distribution
    • 5
    • why
    • connection
    • 6
    • KIVI
    • loki
    • KV-CoRE
    • RoPE
    • random
    • Rate-Distortion
    • 7
    • memory
    • throughput
    • calibration
    • compatibility
    • 8
    • tested
    • layer
    • Training-Time
    • dynamic
    • interaction
    • theoretical
    • 9
  • Apr 11, 2026

    TrtLLMGen MoE Kernels

    • nvidia
    • tensorrt-llm
    • flashinfer
    • moe
    • cuda
    • blackwell
    • sm100
    • inference
    • open-source
    • mlperf
    • research
    • 1
    • the
    • where
    • 2
    • why
    • 3
    • 4
    • what
    • NVIDIA
    • 5
    • MLPerf
    • InferenceX
    • 6
    • 7
    • Short-Term
    • Medium-Term
    • 8
    • 9
  • Apr 11, 2026

    Robotics Edge Accelerators

    • robotics
    • edge-inference
    • diffusion-policy
    • VLA
    • hardware
    • research
    • the
    • why
    • what
  • Dec 15, 2025

    DIY TPU v1: Reverse-Engineering Google's First AI Chip

    • ai-hardware
    • tpu
    • systolic-arrays
    • verilog
    • fpga
    • chip-design
    • why
    • post-moore/dennard
    • CPU
    • what
    • the
    • systolic
    • staggered
    • accumulator
    • control
    • interesting

© 2026

  • GitHub
  • RSS